

# 74VCXH16245

## Low-Voltage 1.8/2.5/3.3V 16-Bit Transceiver With 3.6 V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The 74VCXH16245 is an advanced performance, non-inverting 16-bit transceiver. It is designed for very high-speed, very low-power operation in 1.8 V, 2.5 V or 3.3 V systems.

When operating at 2.5 V (or 1.8 V) the part is designed to tolerate voltages it may encounter on either inputs or outputs when interfacing to 3.3 V busses. It is guaranteed to be over-voltage tolerant to 3.6 V.

The VCXH16245 is designed with byte control. It can be operated as two separate octals, or with the controls tied together, as a 16-bit wide function. The Transmit/Receive ( $T/\overline{Rn}$ ) inputs determine the direction of data flow through the bi-directional transceiver. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B to A ports. The Output Enable inputs ( $\overline{OEn}$ ), when HIGH, disable both A and B ports by placing them in a HIGH Z condition. The data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating inputs at a valid logic state.

### Features


- Designed for Low Voltage Operation:  $V_{CC} = 1.65\text{--}3.6\text{ V}$
- 3.6 V Tolerant Inputs and Outputs
- High Speed Operation: 2.5 ns max for 3.0 to 3.6 V  
3.0 ns max for 2.3 to 2.7 V  
6.0 ns max for 1.65 to 1.95 V
- Static Drive:  $\pm 24\text{ mA}$  Drive at 3.0 V  
 $\pm 18\text{ mA}$  Drive at 2.3 V  
 $\pm 6\text{ mA}$  Drive at 1.65 V
- Supports Live Insertion and Withdrawal
- Includes Active Bushold to Hold Unused or Floating Inputs at a Valid Logic State
- $I_{OFF}$  Specification Guarantees High Impedance When  $V_{CC} = 0\text{ V}^*$
- Near Zero Static Supply Current in All Three Logic States (20  $\mu\text{A}$ ) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds  $\pm 250\text{ mA}$  @ 125°C
- ESD Performance: Human Body Model >2000 V;  
Machine Model >200 V
- Pb-Free Package is Available\*

\*NOTE: To ensure the outputs activate in the 3-state condition, the output enable pins should be connected to  $V_{CC}$  through a pull-up resistor. The value of the resistor is determined by the current sinking capability of the output connected to the  $\overline{OE}$  pin.




ON Semiconductor®

<http://onsemi.com>



TSSOP-48  
DT SUFFIX  
CASE 1201

### MARKING DIAGRAM



A = Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week

### ORDERING INFORMATION

Device	Package	Shipping†
74VCXH16245DT	TSSOP	39 / Rail
74VCXH16245DTR	TSSOP	2500/Tape & Reel
74VCXH16245DTRG	TSSOP (Pb-Free)	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# 74VCXH16245




Figure 1. 48-Lead Pinout (Top View)

### PIN NAMES

Pins	Function
$\overline{OE}n$	Output Enable Inputs
T/Rn	Transmit/Receive Inputs
A0–A15	Side A Inputs or 3–State Outputs
B0–B15	Side B Inputs or 3–State Outputs




Figure 2. Logic Diagram




Figure 3. IEC Logic Diagram

Inputs		Outputs	Inputs		Outputs
$\overline{OE}1$	T/R1		$\overline{OE}2$	T/R2	
L	L	Bus B0:7 Data to Bus A0:7	L	L	Bus B8:15 Data to Bus A8:15
L	H	Bus A0:7 Data to Bus B0:7	L	H	Bus A8:15 Data to Bus B8:15
H	X	High Z State on A0:7, B0:7	H	X	High Z State on A8:15, B8:15

H = High Voltage Level; L = Low Voltage Level; X = High or Low Voltage Level and Transitions Are Acceptable

# 74VCXH16245

## ABSOLUTE MAXIMUM RATINGS\*

Symbol	Parameter	Value	Condition	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +4.6		V
V <sub>I</sub>	DC Input Voltage	-0.5 ≤ V <sub>I</sub> ≤ +4.6		V
V <sub>O</sub>	DC Output Voltage	-0.5 ≤ V <sub>O</sub> ≤ +4.6	Output in 3-State	V
		-0.5 ≤ V <sub>O</sub> ≤ V <sub>CC</sub> + 0.5	Note 1.; Outputs Active	V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	V <sub>O</sub> > V <sub>CC</sub>	mA
I <sub>O</sub>	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current Per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current Per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150		°C

\* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

1. I<sub>O</sub> absolute maximum rating must be observed.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Typ	Max	Unit	
V <sub>CC</sub>	Supply Voltage	Operating	1.65	3.3	3.6	V
		Data Retention Only	1.2	3.3	3.6	
V <sub>I</sub>	Input Voltage	-0.3		3.6	V	
V <sub>O</sub>	Output Voltage	(Active State)	0	V <sub>CC</sub>	V	
		(3-State)	0	3.6		
I <sub>OH</sub>	HIGH Level Output Current, V <sub>CC</sub> = 3.0 V – 3.6 V			-24	mA	
I <sub>OL</sub>	LOW Level Output Current, V <sub>CC</sub> = 3.0 V – 3.6 V			24	mA	
I <sub>OH</sub>	HIGH Level Output Current, V <sub>CC</sub> = 2.3 V – 2.7 V			-18	mA	
I <sub>OL</sub>	LOW Level Output Current, V <sub>CC</sub> = 2.3 V – 2.7 V			18	mA	
I <sub>OH</sub>	HIGH Level Output Current, V <sub>CC</sub> = 1.65 – 1.95 V			-6	mA	
I <sub>OL</sub>	LOW Level Output Current, V <sub>CC</sub> = 1.65 – 1.95 V			6	mA	
T <sub>A</sub>	Operating Free-Air Temperature	-40		+85	°C	
Δt/ΔV	Input Transition Rise or Fall Rate, V <sub>IN</sub> from 0.8 V to 2.0 V, V <sub>CC</sub> = 3.0 V	0		10	ns/V	

# 74VCXH16245

## DC ELECTRICAL CHARACTERISTICS

Symbol	Characteristic	Condition	T <sub>A</sub> = -40°C to +85°C		Unit
			Min	Max	
V <sub>IH</sub>	HIGH Level Input Voltage (Note 2.)	1.65 V ≤ V <sub>CC</sub> < 2.3 V	0.65 x V <sub>CC</sub>		V
		2.3 V ≤ V <sub>CC</sub> ≤ 2.7 V	1.6		
		2.7 V < V <sub>CC</sub> ≤ 3.6 V	2.0		
V <sub>IL</sub>	LOW Level Input Voltage (Note 2.)	1.65 V ≤ V <sub>CC</sub> < 2.3 V		0.35 x V <sub>CC</sub>	V
		2.3 V ≤ V <sub>CC</sub> ≤ 2.7 V		0.7	
		2.7 V < V <sub>CC</sub> ≤ 3.6 V		0.8	
V <sub>OH</sub>	HIGH Level Output Voltage	1.65 V ≤ V <sub>CC</sub> ≤ 3.6 V; I <sub>OH</sub> = -100μA	V <sub>CC</sub> - 0.2		V
		V <sub>CC</sub> = 1.65 V; I <sub>OH</sub> = -6mA	1.25		
		V <sub>CC</sub> = 2.3 V; I <sub>OH</sub> = -6mA	2.0		
		V <sub>CC</sub> = 2.3 V; I <sub>OH</sub> = -12mA	1.8		
		V <sub>CC</sub> = 2.3 V; I <sub>OH</sub> = -18mA	1.7		
		V <sub>CC</sub> = 2.7 V; I <sub>OH</sub> = -12mA	2.2		
		V <sub>CC</sub> = 3.0 V; I <sub>OH</sub> = -18mA	2.4		
V <sub>OL</sub>	LOW Level Output Voltage	1.65 V ≤ V <sub>CC</sub> ≤ 3.6 V; I <sub>OL</sub> = 100μA		0.2	V
		V <sub>CC</sub> = 1.65 V; I <sub>OL</sub> = 6mA		0.3	
		V <sub>CC</sub> = 2.3 V; I <sub>OL</sub> = 12mA		0.4	
		V <sub>CC</sub> = 2.3 V; I <sub>OL</sub> = 18mA		0.6	
		V <sub>CC</sub> = 2.7 V; I <sub>OL</sub> = 12mA		0.4	
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 18mA		0.4	
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 24mA		0.55	
I <sub>I</sub>	Input Leakage Current	1.65 V ≤ V <sub>CC</sub> ≤ 3.6 V; 0V ≤ V <sub>I</sub> ≤ 3.6 V		±5.0	μA
I <sub>I(HOLD)</sub>	Minimum Bushold Input Current	V <sub>CC</sub> = 3.0 V, V <sub>IN</sub> = 0.8V	75		μA
		V <sub>CC</sub> = 3.0 V, V <sub>IN</sub> = 2.0V	-75		
		V <sub>CC</sub> = 2.3 V, V <sub>IN</sub> = 0.7V	45		
		V <sub>CC</sub> = 2.3 V, V <sub>IN</sub> = 1.6V	-45		
		V <sub>CC</sub> = 1.65 V, V <sub>IN</sub> = 0.57V	25		
		V <sub>CC</sub> = 1.65 V, V <sub>IN</sub> = 1.07V	-25		
I <sub>I(OD)</sub>	Minimum Bushold Over-Drive Current Needed to Change State	V <sub>CC</sub> = 3.6 V, (Note 3.)	450		μA
		V <sub>CC</sub> = 3.6 V, (Note 4.)	-450		
		V <sub>CC</sub> = 2.7 V, (Note 3.)	300		
		V <sub>CC</sub> = 2.7 V, (Note 4.)	-300		
		V <sub>CC</sub> = 1.95 V, (Note 3.)	200		
		V <sub>CC</sub> = 1.95 V, (Note 4.)	-200		
I <sub>OZ</sub>	3-State Output Current	1.65 V ≤ V <sub>CC</sub> ≤ 3.6 V; 0 V ≤ V <sub>O</sub> ≤ 3.6 V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>		±10	μA
I <sub>OFF</sub>	Power-Off Leakage Current	V <sub>CC</sub> = 0 V; V <sub>I</sub> or V <sub>O</sub> = 3.6 V		10	μA
I <sub>CC</sub>	Quiescent Supply Current (Note 5.)	1.65 V ≤ V <sub>CC</sub> ≤ 3.6 V; V <sub>I</sub> = GND or V <sub>CC</sub>		20	μA
		1.65 V ≤ V <sub>CC</sub> ≤ 3.6 V; 3.6 V ≤ V <sub>I</sub> , V <sub>O</sub> ≤ 3.6 V		±20	μA
ΔI <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	2.7 V < V <sub>CC</sub> ≤ 3.6 V; V <sub>IH</sub> = V <sub>CC</sub> - 0.6 V		750	μA

2. These values of V<sub>I</sub> are used to test DC electrical characteristics only.

3. An external driver must source at least the specified current to switch from LOW-to-HIGH.

4. An external driver must source at least the specified current to switch from HIGH-to-LOW.

5. Outputs disabled or 3-state only.

# 74VCXH16245

## AC CHARACTERISTICS (Note 6.; $t_R = t_F = 2.0ns$ ; $C_L = 30pF$ ; $R_L = 500\Omega$ )

Symbol	Parameter	Waveform	Limits						Unit
			$T_A = -40^\circ C \text{ to } +85^\circ C$						
			$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} = 1.65 \text{ to } 1.95 \text{ V}$		
			Min	Max	Min	Max	Min	Max	
$t_{PLH}$ $t_{PHL}$	Propagation Delay Input to Output	1	0.8 0.8	2.5 2.5	1.0 1.0	3.0 3.0	1.5 1.5	6.0 6.0	ns
$t_{PZH}$ $t_{PZL}$	Output Enable Time to High and Low Level	2	0.8 0.8	3.8 3.8	1.0 1.0	4.9 4.9	1.5 1.5	9.3 9.3	ns
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time From High and Low Level	2	0.8 0.8	3.7 3.7	1.0 1.0	4.2 4.2	1.5 1.5	7.6 7.6	ns
$t_{OSHL}$ $t_{OSLH}$	Output-to-Output Skew (Note 7.)			0.5 0.5		0.5 0.5		0.75 0.75	ns

6. For  $C_L = 50pF$ , add approximately 300ps to the AC maximum specification.

7. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW ( $t_{OSHL}$ ) or LOW-to-HIGH ( $t_{OSLH}$ ); parameter guaranteed by design.

## DYNAMIC SWITCHING CHARACTERISTICS

Symbol	Characteristic	Condition	$T_A = +25^\circ C$	Unit
			Typ	
$V_{OLP}$	Dynamic LOW Peak Voltage (Note 8.)	$V_{CC} = 1.8 \text{ V}, C_L = 30pF, V_{IH} = V_{CC}, V_{IL} = 0 \text{ V}$	0.25	V
		$V_{CC} = 2.5 \text{ V}, C_L = 30pF, V_{IH} = V_{CC}, V_{IL} = 0 \text{ V}$	0.6	
		$V_{CC} = 3.3 \text{ V}, C_L = 30pF, V_{IH} = V_{CC}, V_{IL} = 0 \text{ V}$	0.8	
$V_{OLV}$	Dynamic LOW Valley Voltage (Note 8.)	$V_{CC} = 1.8 \text{ V}, C_L = 30pF, V_{IH} = V_{CC}, V_{IL} = 0 \text{ V}$	-0.25	V
		$V_{CC} = 2.5 \text{ V}, C_L = 30pF, V_{IH} = V_{CC}, V_{IL} = 0 \text{ V}$	-0.6	
		$V_{CC} = 3.3 \text{ V}, C_L = 30pF, V_{IH} = V_{CC}, V_{IL} = 0 \text{ V}$	-0.8	
$V_{OHV}$	Dynamic HIGH Valley Voltage (Note 9.)	$V_{CC} = 1.8 \text{ V}, C_L = 30pF, V_{IH} = V_{CC}, V_{IL} = 0 \text{ V}$	1.5	V
		$V_{CC} = 2.5 \text{ V}, C_L = 30pF, V_{IH} = V_{CC}, V_{IL} = 0 \text{ V}$	1.9	
		$V_{CC} = 3.3 \text{ V}, C_L = 30pF, V_{IH} = V_{CC}, V_{IL} = 0 \text{ V}$	2.2	

8. Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

9. Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the HIGH state.

## CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
$C_{IN}$	Input Capacitance	Note 10.	6	pF
$C_{OUT}$	Output Capacitance	Note 10.	7	pF
$C_{PD}$	Power Dissipation Capacitance	Note 10., 10MHz	20	pF

10.  $V_{CC} = 1.8, 2.5$  or  $3.3 \text{ V}$ ;  $V_I = 0 \text{ V}$  or  $V_{CC}$ .

## AC CHARACTERISTICS ( $t_R = t_F = 2.0ns$ ; $C_L = 50pF$ ; $R_L = 500\Omega$ )

Symbol	Parameter	Waveform	Limits				Unit
			$T_A = -40^\circ C \text{ to } +85^\circ C$				
			$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		
			Min	Max	Min	Max	
$t_{PLH}$ $t_{PHL}$	Propagation Delay Input to Output	3	1.0 1.0	3.0 3.0		3.6 3.6	ns
$t_{PZH}$ $t_{PZL}$	Output Enable Time to High and Low Level	4	1.0 1.0	4.4 4.4		5.4 5.4	ns
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time From High and Low Level	4	1.0 1.0	4.1 4.1		4.6 4.6	ns
$t_{OSHL}$ $t_{OSLH}$	Output-to-Output Skew (Note 11.)			0.5 0.5		0.5 0.5	ns

11. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW ( $t_{OSHL}$ ) or LOW-to-HIGH ( $t_{OSLH}$ ); parameter guaranteed by design.

# 74VCXH16245





Figure 4. AC Waveforms

Symbol	V <sub>CC</sub>		
	3.3 V ±0.3 V	2.5V ±0.2 V	1.8 V ±0.15 V
V <sub>IH</sub>	2.7 V	V <sub>CC</sub>	V <sub>CC</sub>
V <sub>m</sub>	1.5 V	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>x</sub>	V <sub>OL</sub> + 0.3 V	V <sub>OL</sub> + 0.15 V	V <sub>OL</sub> + 0.15 V
V <sub>y</sub>	V <sub>OH</sub> - 0.3 V	V <sub>OH</sub> - 0.15 V	V <sub>OH</sub> - 0.15 V




TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6 V at V <sub>CC</sub> = 3.3 ±0.3 V; V <sub>CC</sub> × 2 at V <sub>CC</sub> = 2.5 ±0.2 V; 1.8 V ±0.15 V
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND


C<sub>L</sub> = 30pF or equivalent (Includes jig and probe capacitance)  
R<sub>L</sub> = 500Ω or equivalent  
R<sub>T</sub> = Z<sub>OUT</sub> of pulse generator (typically 50Ω)

Figure 5. Test Circuit

# 74VCXH16245




**WAVEFORM 3 - PROPAGATION DELAYS**  
 $t_R = t_F = 2.0\text{ns}$ , 10% to 90%;  $f = 1\text{MHz}$ ;  $t_W = 500\text{ns}$



**WAVEFORM 4 - OUTPUT ENABLE AND DISABLE TIMES**  
 $t_R = t_F = 2.0\text{ns}$ , 10% to 90%;  $f = 1\text{MHz}$ ;  $t_W = 500\text{ns}$

**Figure 6. AC Waveforms**

Symbol	V <sub>CC</sub>	
	3.3V ±0.3 V	2.7 V
V <sub>IH</sub>	2.7 V	2.7 V
V <sub>m</sub>	1.5 V	1.5 V
V <sub>x</sub>	V <sub>OL</sub> + 0.3 V	V <sub>OL</sub> + 0.3 V
V <sub>y</sub>	V <sub>OH</sub> - 0.3 V	V <sub>OH</sub> - 0.3 V



TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6 V at V <sub>CC</sub> = 3.3 ±0.3V; V <sub>CC</sub> × 2 at V <sub>CC</sub> = 2.5 ±0.2 V; 1.8 ±0.15 V
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND


C<sub>L</sub> = 50pF or equivalent (Includes jig and probe capacitance)  
R<sub>L</sub> = 500Ω or equivalent  
R<sub>T</sub> = Z<sub>OUT</sub> of pulse generator (typically 50Ω)

**Figure 7. Test Circuit**

# 74VCXH16245

## PACKAGE DIMENSIONS

TSSOP  
DT SUFFIX  
CASE 1201-01  
ISSUE A



### NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
6. DIMENSIONS A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.40	12.60	0.488	0.496
B	6.00	6.20	0.236	0.244
C	---	1.10	---	0.043
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.50 BSC		0.0197 BSC	
H	0.37	---	0.015	---
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.17	0.27	0.007	0.011
K1	0.17	0.23	0.007	0.009
L	7.95	8.25	0.313	0.325
M	0°	8°	0°	8°

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

**LITERATURE FULFILLMENT:**  
Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** orderlit@onsemi.com

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada

**Japan:** ON Semiconductor, Japan Customer Focus Center  
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051  
**Phone:** 81-3-5773-3850

**ON Semiconductor Website:** <http://onsemi.com>

**Order Literature:** <http://www.onsemi.com/litorder>

For additional information, please contact your local Sales Representative.